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Abstract
The hardware transactional memory (HTM) implementation in In-
tel’s i7-4770 “Haswell” processor [14, 15] tracks the transactional
read-set in the L1 (level-1), L2 (level-2) and L3 (level-3) caches 1
and the write-set in the L1 cache. Displacement or eviction of read-
set entries from the cache hierarchy or write-set entries from the
L1 results in abort. 2 We show that the placement policies of dy-
namic storage allocators – such as those found in common malloc
implementations – can influence the L1 conflict miss [12] rate in
the L1 [2]. Conflict misses – sometimes called mapping misses –
arise because of less than ideal associativity and represent imbal-
anced distribution of active memory blocks over the set of avail-
able L1 indices. Under transactional execution conflict misses may
manifest as aborts, representing wasted or futile effort instead of a
simple stall as would occur in normal execution mode.
Furthermore, when HTM is used for transactional lock elision
(TLE) [7, 8], persistent aborts arising from conflict misses can
force the offending thread through the so-called “slow path”. The
slow path is undesirable as the thread must acquire the lock and
run the critical section in normal execution mode, precluding the
concurrent execution of threads in the “fast path” that monitor that
same lock and run their critical sections in transactional mode [6].
For a given lock, multiple threads can concurrently use the transac-
tional fast path, but at most one thread can use the non-transactional
slow path at any given time. Threads in the slow path preclude safe
concurrent fast path [9] execution. Aborts rising from placement
1 We have observed read-only transactions with a cache footprint of 7.5MB
successfully commit, but have never seen successful transactions larger than
8MB – the size of the L3 cache.
2 If the line is evicted, the processor loses the ability to track the locations
for conflicts, so it aborts.
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policies and L1 index imbalance can thus result in loss of concur-
rency and reduced aggregate throughput.
We demonstrate that allocator placement policies can influence
aborts arising from index conflicts, and that index-aware allocators
can serve to reduce the incidence of such aborts.
Data accessedin the critical section body We have observed read-only transactions commit where the cache footprint exceeds the L2 size, but have never observed transactions commit where the footprint is above the size of the L3
cat pigdog donkey
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Categories and Subject Descriptors D.1.3 [Concurrent Pro-
gramming]: Parallel Programming
General Terms Performance, experiments, algorithms
Keywords Concurrency, threads, caches, multicore, malloc, dy-
namic memory allocation, hardware transactional memory
1. Introduction
For background, the Intel i7-4770 processor has a relatively simple
L1 cache geometry. The L1 data cache is 32KB with 64-byte lines,
physically tagged, 8-way set-associative. There are 64 possibly
indices (sets). As such the cache page size is 4KB – addresses
that differ by an integer multiple of 4K will map to the same index
(set) in the L1 and compete for the 8 lines within that set. The L1
contains 512 lines. Each core has private L1 and L2 caches, while
the L3 is shared by all cores on the chip. The L2 and L3 are unified
– able to contain both code and data. The L2 instances are 256KB
each and 8-way set-associative, and the single common per-chip
L3 is 8MB and also 8-way set-associative 3. The low-order 6 bits
of the address presented to the L1 form the offset into the line, and
the next higher 6 bits serve as the L1 index. The MMU base page
size is 4KB, so there is no overlap between the virtual page number
and the L1 index field in a virtual address. The L1 index field passes
through address translation verbatim 4. As such, operating system-
level page coloring [16] is not effective in the L1. (An advantage
of this design is that indexing can commence before the virtual
address is translated to a physical address, although the cache still
ultimately needs the physical address for tag comparison). Some
CPUs hash addresses [13] – usually XORing high-order physical
3 We were unable to determine inclusivity relationships between the L1, L2
and L3
4 We assume the x86 segment descriptor base addresses are set to 0
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address bits into the index bits – in order to reduce the odds of
index hotspots and imbalance, but experiments suggest that does
not appear to be the case with the i7-4770’s L1.
Such simple caches – particularly without the index hashing
mentioned above – can be vulnerable to excessive index conflicts,
but malloc allocators can be made index-aware [2] to mitigate and
reduce the frequency of index conflicts. Index imbalance results in
underutilization of the cache. Some indices will be “cold” (less fre-
quently accessed) while others are “hot” and oversubscribed and
thus incur relatively higher miss rates. It’s worth pointing out that
most application/allocator combinations don’t exhibit excessive in-
dex conflicts, but for those that do, the performance impact can
be significant. An index-aware allocator can act to “immunize” an
application against some common cases of index-imbalance while
typically incurring no additional cost over index-oblivious alloca-
tors. Afek et al. [2] describes an index-aware allocator designed for
the L1 in a SPARC T2+ processor, but the changes required to re-
target retarget the allocator to the cache geometry of the i7-4770
are trivial. Cachegeometry Think of index-awareallocator as cheapinsurance against a rare but painful performance disorder
The CIA-Malloc (Cache-Index Aware) allocator described in
[2] has a number of other useful design properties. It also happens
to be NUMA-friendly and large-page-friendly. Underlying pages
are allocated on the node where the malloc operation was invoked.
Put another way, the pages underlying a block returned by malloc
will typically reside on the node where the malloc was invoked.
The allocator is also scalable with very little internal lock con-
tention or coherence traffic. Each per-CPU sub-heap has a private
lock – the only source of contention is via migration or preemption,
which are relatively rare. The critical sections are also constant-
time and very short. The implementation also makes heavy use of
the trylock primitive, so if a thread is obstructed it can usually
make progress by reverting to another data structure. Remote free
operations are lock-free. In additional to acting to distribute blocks
over cache indices – reducing index imbalance – the allocator also
tends to more equitably distribute allocated blocks over coherence
planes [11], cache banks and DRAM channels, resulting in reduced
channel congestion. Critically, the allocator acts to reduce the cost
of malloc and free operations as well as the cost to the application
when accessing blocks allocated via malloc. The allocator is also
designed specifically to reduce common cases of false sharing : al-
locator metadata-vs-metadata; metadata-vs-block; and inter-block
block-vs-block. Metadata-vs-metadata sharing and false sharing is
reduced by using per-CPU sub-heaps. False sharing arising be-
tween adjacent data blocks – blocks returned by malloc – is ad-
dressed by placement and alignment. These attributes will prove
even more useful when we use CIA-Malloc in conjunction with
hardware transactions. Specifically, allocator-induced false sharing
results in so-called coherence misses in normal execution mode, but
in transactional mode those misses translate into aborts, which are
typically more expensive than cache misses.
The i7-4770 provides hardware transactional memory (HTM),
the implementation of which is similar to that in Sun’s ROCK pro-
cessor [7]. Our particular interest is in the use of Restricted Trans-
actional Memory (RTM) for the purposes of TLE. The critical sec-
tion body contains unmodified HTM-oblivious legacy code that ex-
pects to run under the lock in the usual fashion, but via TLE we can
modify the lock implementation to attempt optimistic execution, re-
verting to classic physical locking only as necessary. The i7-4770’s
HTM implementation tracks the transactional write-set in the L1
and the read-set in the L3 . It uses a requester-wins conflict reso-
lution strategy implemented via the coherence protocol. At most a
single cache can have a given line in modified or exclusive state at
any one time – a classic multiple-reader single-writer model. Evic-
tion or invalidation of a tracked cache line results in a transactional
abort. For example if a transaction on CPU C loads address A, and
some other CPU writes A before C commits, the write will inval-
idate the line from C′s cache and cause an abort. Similarly, if C
stores into A and some other CPU loads or stores into A before C
commits, the invalidation of A will cause C′s transaction to abort.
Read-write or write-write sharing on locations accessed within a
transaction results in coherence invalidation and consequent abort.
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In addition to coherence traffic, self-displacement via conflict
misses can also result in aborts. This is where a CIA-Malloc allo-
cator may provide benefit relative to other allocators. Normally an
index-aware allocator is expected to reduce conflict misses arising
from index-imbalance, but it can also reduce transactional aborts
caused by eviction of read-set or write-set entries from index con-
flicts. Aborts are usually far more expensive than simple cache
misses. (Absent any potential benefit from warming up of caches,
aborts are purely wasted and futile effort).
The closest related work is that of Baldassin et al. [3], which ex-
plores the impact of malloc allocator implementations on the per-
formance of applications that use software transactional memory.
They do not address the interplay between hardware transactional
memory and allocator placement, however. Interplay : allocator; STM subsystem; application
2. Evaluation
We now show some examples of the influence of virtual address
placement on HTM aborts. All tests were run on an Intel i7-4770
processor with turbo mode disabled and sufficient cooling capac-
ity to avoid any thermal throttling. The i7-4770 has 4 cores with
2 virtual “hyperthreads” per core and runs at 3.4GHz. The system
was running Ubuntu 14.10 with a Linux 3.16 kernel. All applica-
tions and libraries were written in C or C++ and compiled with gcc
4.9.1 in 64-bit mode.
In Figure 1 we use a single-threaded microbenchmark which, at
startup, allocates a set of 128 nodes. Each node has a Next field
at offset 0 followed by a 32-bit integer field Value. The bench-
mark allocates each node individually via malloc and then or-
ganizes the nodes into a intrusively circularly linked list via the
Next field. Since there is a correlation between allocation order
and virtual address, we randomize the order of the nodes with a
Fisher-Yates shuffle in order to minimize the impact of automatic
hardware stride-based prefetchers. Such a randomized order can
put additional stress on the translation lookaside buffers (TLBs)
by increasing the number of page crossing in a given traversal of
the ring. However unless otherwise stated, TLB misses are not
a dominant influence in our results. The benchmark then times
10 million traversals of the ring, where each traversal first calls
pthread mutex lock to acquire a lock, traverses the list, and then
releases that lock with pthread mutex unlock. Each step of the
enclosed loop body executes the following :
w = w->Next; w->Value = 0 ;
At the end of the run the microbenchmark reports the iteration rate.
(In this context, an “iteration” refers to the act of acquiring the
lock, traversing the full circumference of ring, and finally releasing
the lock). Crucially, there there are no allocations or deallocations
during the measurement interval. Instead, the benchmark times
accesses to a set of objects that were previously allocated via
5 We caution the reader about confusing terminology. A data conflict abort
occurs when a transaction running on CPU A reads a location on some cache
line L and another CPU B subsequently – but before A′s transaction can
commit – writes into L or if A writes to L in a transaction and B concurrently
reads or writes to L before A commits. Put another way, if CPU A has L in
its read or write set, and accesses by CPU B invalidate L from A′s cache,
then A′s transaction will consequently abort. Critically, aborts arising from
conflict misses are distinct from conflict aborts.
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malloc. In the graph we report the median of 5 separate runs. The
x-axis is the node size, which can be controlled via a command-
line argument. The y-axis reflects the traversal rate expressed as
iterations per second of the ring. (The microbenchmark also reports
additional details such as distribution of node base addresses over
the L1 indices). Since there is just one thread, the lock is never
contended and the thread never waits.
Note that only the Next and Value fields are accessed. The
remainder of the element is not accessed during the measurement
interval. Such access patterns are not uncommon and can be found
in various lookup structures where headers are iterated over but the
larger body of an object is less likely to be accessed.
We plot 6 sets of points varying combinations of 3 malloc al-
locators and 2 lock implementations. TTS is an LD PRELOAD
library that interposes on the pthread mutex family of operators
and implements a simple test-and-test-and-set spin lock. TTSTLE
is just TTS augmented with simplistic TLE. All coherence conflict
aborts are retried indefinitely. Unresolvable aborts – such as those
arising from conflict misses underlying the L1 write set – revert to
the slow path and traditional TTS locking. To avoid the lemming
effect [8] we use unbounded spinning to wait for the lock before
trying or retrying the fast path. GLIBC is the default GNU libc
malloc allocator. CIA is an implementation of the index-aware al-
locator described in [2] but has been modified to use the L1 ge-
ometry of the i7-4770 and to use size classes that are prime multi-
ples of the cache line size (64 bytes). This helps avoid both intra-
and inter-size class index conflicts 6. CIA is implemented as an
LD PRELOAD interposition library. Finally, RAND is an interpo-
sition library that intercepts malloc calls and probabilistically adds
a small number to the requested size, and then passes control to
the underlying malloc in GLIBC. Such randomization can inten-
tionally introduce irregularity into the spacing of blocks and act to
reduce index conflicts. We include RAND because it provides some
degree of relief with rather trivial overheads and an extremely sim-
ple implementation. palliative; remedial; provides relief probabilistic; Bernoulli trial causality analysis; etiology Confounding factor Tesselation; tiling; stride
As can be seen in Figure 1 we can find a subset of points where
TTS-GLIBC significantly underperforms TTS-CIA and the main
sequence. Degraded performance occurs near element sizes of 512,
1K, 1.5K, 2K, 2.5K, 3K and 4K bytes, for instance. Using hard-
ware performance counters we find that the degraded performance
correlates with increased L1 miss rates, supporting our claim that
those sizes are index-unfriendly and result in index imbalance and
underutilization of L1. When the stride between nodes is 1K, for
instance, node base addresses map to just 4 of the possible 64 L1
indices, resulting in potential imbalance and under-utilization of
the L1. In more detail, say we have a collection of N elements,
each of which was allocated via malloc(S ). The allocator may
place those N objects in a contiguous fashion such that the val-
ues returned by malloc(S ) differ by ¯S . ¯S may be greater than S
because of quantization and potential per-block malloc metadata
headers and footers. If ¯S – the effective stride – happens to be 1K,
for instance, then the N blocks may fall on just 4 of the possible 64
L1 indices, resulting in conflict misses as we traverse the collection.
We also observe that TTSTLE-GLIBC underperforms TTS-
GLIBC at those same points. Under TTSTLE, conflict misses
cause the fast path transaction to abort with an “internal buffer over-
flow” error code 7. This abort is not generally retryable, so TTS-
TLE reverts to the non-transactional normal mode slow path. The
transactional attempt was futile and constituted wasted effort. In
6 The original CIA allocator used so-called punctuated arrays but for these
experiments our implementation avoided that technique and instead de-
pends on the prime-based size class policy noted above.
7 To the best of our knowledge, this abort code indicate self-displacement
of read-set or write-set elements
particular, unresolvable aborts are more costly than cache misses.
Generally, the CIA forms outperform RAND which in turns out-
performs GLIBC.
The inflection point in the main sequence at about 2000 bytes
arises from level-1 data TLB misses. For the default 4KB page size,
the i7-4770 has a 64-entry 4-way set associative level-1 data TLB
(L1-DTLB) and a 1024-entry 8-way set associative level-2 uni-
field TLB (L2-TLB). The L1-DTLB thus has a maximum “span”
of 256KB (64 TLB entries ∗ 4KB pages). With 128 elements of
2000 bytes each, the best-case minimum TLB footprint of the ring
is 256KB, matching the capacity of the L1-DTLB. All the alloca-
tors provide reasonably dense and compact placement of the ring
elements. The cache footprint of the ring – the number of lines
underlying the Next and Value fields – depends in part on the align-
ment of blocks returned by malloc. CIA always returns addresses
aligned on 64-byte boundaries while the default GLIBC allocator –
and consequently the RAND allocator – return addresses only guar-
anteed 8-byte alignment. Under CIA both the Next and Value fields
reside on the same cache line, and the cache footprint is simply the
number of elements in the ring multiplied by the cache line size
of 64-bytes. That is, the cache footprint of the ring is independent
of the element size. With 128 elements, the cache footprint is just
8KB, or 1/4 of the L1’s capacity. With worst-case pessimal align-
ment, under RAND and GLIBC the Next and Value fields will be
split and reside on two adjacent lines. In that case the cache foot-
print would be 16KB or 1/2 the L1’s capacity. If the L1 were an
ideal fully associative cache, the ring would fit comfortably in the
L1, and subsequent traversal could be completed with any misses.
But because of index conflicts, traversals may be subject to conflict
misses.
Broadly, the GLIBC allocator exhibits reduced performance at
certain pathological sizes. At such problematic sizes, TTSTLE un-
derperforms TTS by a significant margin because of cycles wasted
on futile transactions. RAND provides some benefit relative to
GLIBC but in some cases yields poor performance. CIA avoids
the pathological sizes completely. We note in passing that two hor-
izontal “bands” appear in the figure on the left-hand side of the
graph. Transactional executing appears to be slightly slower than
normal execution. We believe this is an artifact of higher latencies
associated with TSX than occur with the normal atomic operations
used to acquire and release a mutex.
HR Diagram; HertzsprungRussell; main sequence Ring circumference Allocators that use sizes classes result in size quantization and some internal fragmentation ; wastage cyclic access;scan resistance; pseudo-LRU; cache replacement policy; Intel L3 is not pure-strict LRU
In Figure 2 we show how the problem of aborts arising from
conflict misses is amplified when using TLE with multiple concur-
rent threads. In particular, conflict misses cause aborts and aborts
force the lock to use the classic slow path, greatly reducing the op-
portunities for concurrency.
For the benchmark presented in Figure 2 we use a single shared
AVL tree [4, 19] where insert, delete and update operations are
protected by a single pthread mutex instance. The AVL tree is
based on the implementation used in OpenSolaris [1]. The only
changes to the AVL tree code iself were to (a) insert padding
(alignment constraints) between the frequently updated element
count field and other fields in the tree descriptor structure; and
(b) to move the update of that element count to the end of the
critical section. These were the only concessions to make the AVL
tree code more transaction-friendly. Sequestering the count field
as the sole occupant of its own cache sector acts to reduce false
sharing and consequent transactional aborts 8. In addition, new
structural and content integrity check routines were added. These
are used after a run to check the validity of the tree. The tree
8 Because of the adjacent sector prefetch facility, we align to 128 bytes in-
stead of 64 bytes, even though 64 bytes is the line size throughout the cache
hierarchy and the unit of coherence. The Intel manuals also recommend 128
bytes for the purposes of avoiding false sharing
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is intrusively linked and each node is individually allocated and
freed via malloc and free calls. These allocation and deallocation
operations are executed within the critical section. The AVL tree
implements a key-value store, with the key and value both being
32-bit integers. Each AVL tree node contains AVL tree linkage,
a key field, a value field, and a variable size area. (That area is
never accessed). The size of the AVL tree node is controlled by
a command-inline argument and is reflected in the x-axis. The
benchmark spawns 4 concurrent threads, each of which loops by
generating random numbers – via a thread-local uniform pseudo-
random number generator – to control the operation type and key 9
: 30% of the time the loop will insert a new key (if the key already
exists in the tree, its value is updated); 30% of the time a key
is deleted and 40% of the time a lookup is performed. The key
range is [0− 65536). The tree is initially populated to half capacity
(32767 elements) with a random set of keys. At the end of a 10
second measurement interval the benchmark reports the aggregate
operation rate. (An operation is an iteration of the loop that inserts,
deletes or looks up keys in the tree). This rate is shown on the y-
axis and expressed in operations per second. We report the median
of 5 independent runs.
Not surprisingly, the TTSTLE forms outperform the TTS
forms, as more concurrency is available. But again, for TTSTLE-
GLIBC we see the same set of pathological sizes as was found
in Figure 1. At about 2000 bytes, for instance, TTSTLE-GLIBC
with 4 threads actually performs worse than than the best of the
serialized TTS forms. This reflects the compounding effect of re-
stricted concurrency and wasted cycles in futile transactions that
end in abort.
3. Conclusion
We have shown that the use of index-aware allocators can avoid cer-
tain pathological cases where index conflicts cause misses, aborts,
and potentially restrict concurrency under TLE.
Put simply, allocator placement can influence conflict miss
rates, which in turn influence abort rates, which in turn can force
threads to abandon fast path TLE execution and revert to serial-
izated execution under a lock, restricting parallelism. An index-
aware allocator can provide some relief against this phenomena.
Absent such an allocator, randomization of sizes at either the al-
location size or in the allocator (RAND) may provide benefit by
distrupting regularity in placement.
Programming with hardware transactional memory is in it in-
fancy, so the degree to which programs might be afflicted by aborts
arising from index conflicts is unknown. Generally, we expect the
problem to be infrequent, but when it does manifest, the impact can
be surprising and significant. We suggest index-aware allocators as
a way to reduce the odds of encountering the problem.
Hardware-based remedies to reduce the rate of conflict misses
were suggested Seznec [18] (skew-associative caches) and later by
by Gonzales [10] and Wang [20] and Sanchez [17]. All require
changes to the hash function that maps addresses to cache indices.
By acting to reduce conflict misses, they would also reduce aborts
arising from such misses.
We note in passing that under a requester-wins conflict res-
olution strategy – as if found with the current members of the
“Haswell” family – to the extent possible and reasonable it is use-
ful to shift stores of frequently accessed shared variables toward the
end of a transaction [5]. This might be accomplished by hand, or a
transaction-aware compiler or just-in-time compiler (JIT) can per-
form some of the transformations. Shifting reduces the window of
vulnerability where the store resides in the transaction’s write-set.
9 We opted to use 4 threads to avoid hyperthreaded execution – with 4
threads we have just 1 thread per core
(Active transactions are vulnerable in both time and space). But the
asymmetry in the i7-4770 where the write-set is tracked in the L1
and the read-set in the L1, L2 and L3 gives us yet another reason
to shift stores toward the end of a transaction. Consider a transac-
tion that executes a store followed by large number of loads. Those
loads may displace the store from the L1 and cause an abort. But
if we shift the store to the end of the transaction, the same set of
accesses (just reordered) can succeed without abort. The store may
displace a loaded line from the L1, but the L2 and L3 can still track
the line.
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